Exclusive

Publication

Byline

Location

US Patent Issued to TetraMem on Oct. 27 for "Crossbar circuits including RRAM devices with minimized write disturbances" (California Inventors)

ALEXANDRIA, Va., Oct. 27 -- United States Patent no. 12,776,366, issued on Oct. 27, was assigned to TetraMem Inc. (San Jose, Calif.). "Crossbar circuits including RRAM devices with minimized write di... Read More


US Patent Issued to TetraMem on Oct. 27 for "Voltage replica circuits for RRAM-based crossbar circuits" (California Inventors)

ALEXANDRIA, Va., Oct. 27 -- United States Patent no. 12,776,367, issued on Oct. 27, was assigned to TetraMem Inc. (San Jose, Calif.). "Voltage replica circuits for RRAM-based crossbar circuits" was i... Read More


US Patent Issued to TAIWAN SEMICONDUCTOR MANUFACTURING on Oct. 27 for "Reconfigurable in-memory physically unclonable function device and method of operating the same" (Taiwanese Inventors)

ALEXANDRIA, Va., Oct. 27 -- United States Patent no. 12,776,368, issued on Oct. 27, was assigned to TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD. (Hsinchu, Taiwan). "Reconfigurable in-memory physic... Read More


US Patent Issued to Micron Technology on Oct. 27 for "Select gate transistor with segmented channel fin" (Idaho Inventors)

ALEXANDRIA, Va., Oct. 27 -- United States Patent no. 12,776,369, issued on Oct. 27, was assigned to Micron Technology Inc. (Boise, Idaho). "Select gate transistor with segmented channel fin" was inve... Read More


US Patent Issued to Micron Technology on Oct. 27 for "Memory pillar selection transistor evaluation" (Idaho Inventors)

ALEXANDRIA, Va., Oct. 27 -- United States Patent no. 12,776,370, issued on Oct. 27, was assigned to Micron Technology Inc. (Boise, Idaho). "Memory pillar selection transistor evaluation" was invented... Read More


US Patent Issued to NVIDIA on Oct. 27 for "Fast, area efficient wordline decoding scheme" (California Inventors)

ALEXANDRIA, Va., Oct. 27 -- United States Patent no. 12,776,371, issued on Oct. 27, was assigned to NVIDIA Corp. (Santa Clara, Calif.). "Fast, area efficient wordline decoding scheme" was invented by... Read More


US Patent Issued to STMicroelectronics on Oct. 27 for "Row decoder circuit and corresponding method of operation" (Italian Inventors)

ALEXANDRIA, Va., Oct. 27 -- United States Patent no. 12,776,372, issued on Oct. 27, was assigned to STMicroelectronics S.r.l. (Agrate Brianza, Italy). "Row decoder circuit and corresponding method of... Read More


US Patent Issued to Yangtze Memory Technologies on Oct. 27 for "Managing program time in memory devices" (Chinese Inventors)

ALEXANDRIA, Va., Oct. 27 -- United States Patent no. 12,776,373, issued on Oct. 27, was assigned to Yangtze Memory Technologies Co. Ltd. (Wuhan, China). "Managing program time in memory devices" was ... Read More


US Patent Issued to Micron Technology on Oct. 27 for "Selection of an optimal single level cell programming scheme" (California, Idaho Inventors)

ALEXANDRIA, Va., Oct. 27 -- United States Patent no. 12,776,374, issued on Oct. 27, was assigned to Micron Technology Inc. (Boise, Idaho). "Selection of an optimal single level cell programming schem... Read More


US Patent Issued to Yangtze Memory Technologies on Oct. 27 for "Memory device and operating method thereof, and memory system" (Chinese Inventors)

ALEXANDRIA, Va., Oct. 27 -- United States Patent no. 12,776,375, issued on Oct. 27, was assigned to Yangtze Memory Technologies Co. Ltd. (Wuhan, China). "Memory device and operating method thereof, a... Read More